

Available online at www.sciencedirect.com



JOURNAL OF

Journal of Systems Architecture 50 (2004) 105-128

www.elsevier.com/locate/sysarc

ONoC: OoS architecture and design process for network on chip

Evgeny Bolotin *, Israel Cidon, Ran Ginosar, Avinoam Kolodny

Electrical Engineering Department, Technion—Israel Institute of Technology, Haifa 32000, Israel

Abstract

We define Quality of Service (QoS) and cost model for communications in Systems on Chip (SoC), and derive related Network on Chip (NoC) architecture and design process. SoC inter-module communication traffic is classified into four classes of service: signaling (for inter-module control signals); real-time (representing delay-constrained bit streams); RD/WR (modeling short data access) and block-transfer (handling large data bursts). Communication traffic of the target SoC is analyzed (by means of analytic calculations and simulations), and QoS requirements (delay and throughput) for each service class are derived. A customized Quality-of-Service NoC (QNoC) architecture is derived by modifying a generic network architecture. The customization process minimizes the network cost (in area and power) while maintaining the required QoS.

The generic network is based on a two-dimensional planar mesh and fixed shortest path (X-Y) based multi-class wormhole routing. Once communication requirements of the target SoC are identified, the network is customized as follows: The SoC modules are placed so as to minimize spatial traffic density, unnecessary mesh links and switching nodes are removed, and bandwidth is allocated to the remaining links and switches according to their relative load so that link utilization is balanced. The result is a low cost customized QNoC for the target SoC which guarantees that QoS requirements are met.

© 2003 Elsevier B.V. All rights reserved.

Keywords: Network on chip; QoS architecture; Wormhole switching; QNoC design process; QNoC

1. Introduction

On-chip packet-switched networks [1–11] have been proposed as a solution for the problem of global interconnect in deep sub-micron VLSI Systems on Chip (SoC). Networks on Chip (NoC) can address and contain major physical issues such

E-mail address: bolotin@tx.technion.ac.il (E. Bolotin).

as synchronization, noise, error correction and speed optimization. NoC can also improve design productivity by supporting modularity and reuse of complex cores, thus enabling a higher level of abstraction in architectural modeling of future systems [4,5]. However, VLSI designers must be ensured that the benefits of NoC do not compromise system performance and cost [8,10]. Performance concerns are associated with latency and throughput. Cost concerns are primarily chip-area and power dissipation. This paper presents a design process and a network architecture that

Corresponding author. Tel.: +972-4-829-4711; fax: +972-4-829-5757.

satisfy Quality of Service (QoS) (performance) requirements at a measurable VLSI cost which is favorably compared with alternative on-chip interconnection approaches.

Traditionally, on-chip global communication has been addressed by shared-bus structures and ad-hoc direct interconnections. Non-scalability of these approaches was discussed in [1,6,9]. However, modern on-chip buses have evolved to multilayered and segmented structures, supporting split transactions, burst transfers and parallel operations [12–14]. From several aspects they can be considered as networks but still, they do not provide effective spatial reuse of resources and do not utilize packet or wormhole switching associated with distributed routing and congestion/flow-control. Therefore, they are inefficient and require centralized arbitration mechanisms.

Advantages of spatial-reuse packet/wormhole switched networks were analyzed in comparison with buses by several authors [1,3,5,8,9]. A hybrid approach, supporting both NoC and on-chip buses has been proposed in [10]. Switched networks and techniques for their design have been developed for computer networks and for multi-processor systems [15-21]. However, a unique set of resource constraints and design considerations exists for an on-chip environment. As described in [1,9], memory and computing resources are relatively more expensive on-chip, while relatively more wires are available. The need to combine several types of service, such as "best effort" and "guaranteed throughput" was noted by [1,8]. In [9] it was suggested to support several access paradigms such as request-response (for compatibility with bus-based approaches) and connection-oriented services for extended functionality. A mesh network topology was proposed in [4], a torus topology was proposed in [1], while [6] used a fat tree. Different routing schemes and router architectures have been proposed [1,4,6,7,10,11].

Unlike computer networks which are built for on-going expansion, future growth and standards compatibility, on-chip networks can be designed and customized for an a priori known set of computing resources, given pre-characterized traffic patterns among them. These imply that various components of the network architecture including addressing fields and QoS classification can be modified between implementations. Moreover, placement of the computing resources can be made simultaneously with the design of the network. Dynamic changes of links (link upgrades or failures) are not expected onchip. Also, highly reliable link operation can be assumed, at least in the early generations of NoCs.

Based on the above considerations, given the cost sensitivity and the need to support various services and access paradigms, we suggest a Quality-of-Service NoC (QNoC) architecture and a process for its design, using the following characteristics: The modules are interconnected by a network of multi-port switches connected to each other by links composed of parallel point-to-point lines. The physical layer is optimized to take care of deep-sub-micron issues such as delay and repeater optimization, synchronization, noise immunity, etc. The network applies a mesh topology and employs wormhole packet forwarding with hop-by-hop credit-based backpressure flow-control (for lossless buffer operation and minimal buffer requirements). The packets are forwarded using a static shortest path, X-Y coordinatesbased routing (for minimal routing table operations, deadlock avoidance and no reordering at end-points). Packets can belong to different classes of service and packets of different classes are forwarded in an interleaved manner according to the QoS definitions (packets priorities). As a typical guideline we classify system traffic into four common classes of service: Signaling (replacing intermodule control signals); Real-Time (representing delay-constrained bit streams); RD/WR (modeling short data access) and Block-Transfer (providing for large data bursts and DMA operations). We model traffic behavior for each class and define the Quality of Service requirements of each class in terms of throughput, end-to-end delay and relative priority. Unlike other wormhole routing systems these requirements are recorded at all switches and different packet forwarding is interleaved according to the QoS rules. For example a high priority Signaling packet will pre-empt the transmission of a long Block-Transfer packet. Similar to [4] we employ a design process, starting from a generic

topology and proceeding to a customized network. The layout of the network is customized and links bandwidth is allocated according to their relative load so that the overall utilization of links in the network is balanced. During customization unnecessary resources (links, routers and buffers) are trimmed where possible, resulting in a low cost customized layout for the specific SoC. Traffic simulations are used in the cost optimization steps to ensure that QoS is satisfied. We also introduce a simple methodology to evaluate the cost in area and power of the resulting network. The area cost is based on the total wire length and the amount of packet switch logic (buffers, tables, etc.), that is estimated by the flip-flop count. The power cost is based on summation of the traffic that traverses each wire length and is received by input stages. It is easy to realize that for a given traffic metric and network topology, the power consumption will be reduced by employing shortest path routing and by the elimination of packets losses within switches. In that way our design process results in QNoC which meets predefined QoS requirements from the networking point of view and takes VLSI costs into consideration by minimizing area and power of the resulting QNoC.

The rest of this paper is organized as follows: Section 2 presents the network architecture, Section 3 describes the network design process, Section 4 discusses simple design examples, and Section 5 provides simulation results for the network examples along with observations and conclusions.

2. QNoC architecture

Our QoS network architecture is based on a grid topology and wormhole packet routing, following [1,6,7]. Wormhole routing [1,22] reduces latency and buffer requirements in the routers. Circuit switching [7] is avoided in our architecture due to the high cost of establishing and managing circuit connections. Similarly, store-and-forward routing techniques [7] are also avoided as they may incur high buffer requirements and consequently a high penalty in silicon area of the router. The network is lossless, and links are assumed reliable so that no

retransmissions are required. ¹ Packets traverse the network along the shortest route, thus minimizing power dissipation and maximizing network resource utilization. The architecture has served as a platform for developing the QNoC design process and cost metrics (Section 3), and has been modeled and simulated, as described in Section 4. In this section we describe the QNoC topology, service levels, link communications, router design and interface to the system modules of the chip.

2.1. QNoC topology

Networks on chip comprise routers interconnected by point-to-point links. Topology can vary depending on system needs and module sizes and placement. Fat tree [6], folded torus [1] and regular mesh [4,7] topologies have been proposed for NoC (Fig. 1). ² We propose an irregular mesh topology as a best match for the typically irregular planar and rectangular structure of common SoC floorplans. Each system module is connected to a router (Fig. 1c) via a standard interface, where the bandwidth is adapted to the communication needs of the module. The bandwidth of each inter-router link is similarly adjusted to accommodate the expected traffic and fulfill QoS requirements at the specific link. Link and interface bandwidth is adjustable by changing either the number of wires or the data frequency. In addition, a module may be connected to the network through more than one interface.

Routing is performed over fixed shortest paths, employing a symmetric X-Y discipline whereby each packet is routed first in an "X" direction and then along the perpendicular dimension or vice versa. ³ This scheme leads to a simple,

¹ Since higher noise vulnerability is expected in future technologies, simple error correction techniques can be applied in physical, data-link or even higher levels. NoC may be capable of containing such errors and efficiently isolating them from the rest of the SoC. These techniques are beyond the scope of this paper.

² For interpretation of color in Figs. 1–21, the reader is referred to the web version of this article.

³ Simple "around the block" modification is employed where needed.




Fig. 1. NoC topologies: (a) regular mesh; (b) folded torus; (c) irregular mesh-custom topology.




Fig. 2. Packet format.

Table 1 Interface signals of output port: output direction

Output signals	Width [bit]	Description
Clk	1	Source-synchronous clock indicating flit transmission
Data_o	Parameter	Data out of the router
Туре	2	Type of flit: 00: IDLE 01: EP—end of packet 10: BDY—packet body 11: FP—full packet Note: start of packet is implied by non-idle flit following {EP, FP} per each SL
SL	2	Flit service level

cost-effective router implementation. Network traffic is thus distributed non-uniformly over the mesh links, but each link's bandwidth is adjusted to its expected load, achieving an approximately equal level of link utilization across the chip.

2.2. QNoC service levels

The principal goal of an on-chip interconnection network is to provide for all communication demands of heterogeneous modules within the chip. A QNoC should replace not only shared buses but also other types of dedicated intermodular wires and interfaces. We identify four different types of communication requirements and define appropriate service levels (SL) to support them: Signaling, Real-Time, Read/Write and Block-Transfer. Two classes of service were pre-




Fig. 3. The router has up to five links and may connect to neighbor mesh routers or to chip modules.




Fig. 4. Router—data flow.

viously proposed in this context in [7]: best-effort and guaranteed throughput.

Signaling covers urgent messages and very short packets that are given the highest priority in the

network to assure shortest latency. This service level is suitable for interrupts and control signals and alleviates the need for dedicating special, single-use wires for them.

Real-Time service level guarantees bandwidth and latency to real-time applications, such as streamed audio and video processing. This service (like all other ones) is packet based (and does not employ virtual circuits); a certain maximal level of bandwidth may be allocated to each real-time link and it should not be exceeded. This is achieved either by the design of each module or by enforcement circuits in the network.

Read/Write (RD/WR) service level provides bus semantics and is hence designed to support short memory and register accesses.

Block-Transfer service level is used for transfers of long messages and large blocks of data, such as cache refill and DMA transfers.




Fig. 5. Router architecture.

Table 2 Interface signals of output port: input direction

	1 1	1
Input signals	Width [bit]	Description
Buffer_Credit_SL	4	A buffer space for one flit at each specified service levels has become available
Buffer_Credit_valid	1	Indicates that *Buffer_Credit_SL* lines carry a valid credit




Fig. 6. Tx waveforms: a *Real-Time* packet is pre-empted by a single-flit *Signaling* packet.

A priority ranking is established among the four service levels, where Signaling is given the highest priority and Block-Transfer the lowest. Below we describe a pre-emptive communication scheduling where data of a higher priority packet is always transmitted before that of a lower service level (a round-robin is employed within each service level). Thus, service levels are simply implemented by means of a priority mechanism. Additional service levels may be defined if desired, as long as a priority ranking is adhered to. For instance, the RD/WR service level may be split into normal and urgent RD/WR sub-levels.

2.3. QNoC communication

Packets carry routing information, command and payload. Fig. 2 shows the basic packet format. The target routing address (TRA) field contains the address required for routing. The command field identifies the payload, specifying the type of operation. The rest is an arbitrary length payload, including operation-specific control information such as sender identification.




Fig. 7. QNoC design flow chart.

The packet is divided into multiple *flits* [21] and transmitted over the *Data_o* signals (see Table 1). Flit transfer over the link is controlled by handshake. The flits are classified into the following types:

- FP (full packet): a one-flit packet
- EP (end of packet): last flit in a packet
- BDY (body): a non-last flit.

Thus, all but the last flit in a packet are tagged BDY. The first flit of a packet can be detected as the first valid flit following either a FP or EP flit (this identification triggers the routing mechanism). Flit type and service level are indicated on separate *out-of-band* control wires (Table 1).

2.4. QNoC routers

Routers connect to up to five links (Fig. 3), designed for planar interconnect to four mesh




Fig. 8. Simulated QNoC: 16 system modules interconnected in a 4×4 mesh.

Table 3
Each module source rate and QoS requirements—representative traffic example

SL	Traffic interpretation	Average packet length [flits]	Average inter-arrival time [ns]	Total load	Max ETE delay requirements (For 99% of packets)
Signaling	Every 100 cycles each module sends interrupt to random target	2	100	320 Mbps	20 ns (several cycles)
Real-Time	15 periodic connections from each module (to 15 others) of 320 voice channels (PCM-64 Kbps)	40	2000	320 Mbps	125 μs (voice-8 KHz frame)
RD/WR	Random target RD/WR transaction every ~25 cycles	4	25	2.56 Gbps	150 ns (tens of cycles)
Block-Transfer	Random target large block transaction every ~12.5 µs	2000	12 500	2.56 Gbps	50 μs (several times the packet transmission delay on 32 bit, 50 MHz bus)

neighbors and to one chip module. The router forwards packets from input ports to output ports. Data is received in flits. Every arriving flit is first stored in an input buffer. On the first flit of a packet, the router determines to which output port that packet is destined. The router then schedules

the transmission for each flit on the appropriate output port. Fig. 4 demonstrates data flow in a four-link router.

There are separate buffers for each of the four service levels ("direct buffer mapping"). Relatively small buffers are allocated to each service level,




Fig. 9. Uniform traffic scenario: relative load on mesh links, also relative link bandwidth allocation.

Table 4
Uniform traffic: ETE delay as a function of various network bandwidth allocations—desired QoS is marked in italics

Allocated network BW [Gbps]	Obtained average link utilization [%]	Obtained packet ETE delay of packets [ns or cycles]			
		Signaling (99.9%)	Real-Time (99.9%)	RD/WR (99.9%)	Block-Transfer (99%)
2560	10.3	6	80	20	4000
1280	20	11	150	50	12 000
850	30.4	20	250	80	50 000
512	44	35	450	1000	300 000

capable of storing only a few flits (this is a tunable design parameter). The routing algorithm is invoked when the first flit of a packet is received. The algorithm uses a simple routing function. For instance, relative routing is employed for X-Y routing. Routing information per each service level per each input port is stored in the *current routing table* (CRT; Fig. 5), until the tail flit of the packet is received, processed and delivered. When a flit is forwarded from an input to an output port, one buffer becomes available and a *buffer-credit* is sent

back to the previous router on separate out-ofband wires (Table 2).

Each output port of a router is connected to an input port of a next router via a communication link. The output port maintains the number of available flit slots per each service level in the buffer of the next input port. These numbers are stored in the *next buffer state* (NBS) table (Fig. 5). The number is decremented upon transmitting a flit and incremented upon receiving a buffer-credit from the next router. When a space is available,




Fig. 10. Uniform traffic: distribution of ETE delay for total QNoC bandwidth of 2560 Gbps (10.3% utilization)—performance is better than required.

the output port schedules transmission of flits that are buffered at the input ports and waiting for transmission through that output port, as detailed below.

We describe a simple handshake interface to each of the links. Other interfaces, such as asynchronous, are also possible. The same interface is employed whether the link connects to a chip module or to another router. The output port transmits a flit on the rising edge of the link clock (identifying the flit with a non-idle type, Table 1), and the input port samples a new flit on the falling edge. The clock could be replaced by a *valid* signal, which toggles only when a flit needs to be transmitted, alleviating the need for an "idle" flit type. Tables 1 and 2 summarize the output and input signals of the output port.

We now turn to the mechanics of flit transfer inside the router. Flits are buffered at the input ports, awaiting transmission by the output ports. Flit routing (namely, to which output port each flit is targeted) is resolved upon arrival of the first flit of a packet and the output port number is stored in CRT for the pending flit per each input port and per each service level. Each output port schedules transmission of the flits according to the availability of buffers in the next router, the priority (namely service level) of the pending flits, and the packet-based round-robin ordering of input ports awaiting transmission of packets within the same service level. The numbers of available flit slots in the buffers at the next routers are stored in the NBS tables for each service level at each output port. Service level priorities are ranked with




Fig. 11. Uniform traffic: distribution of ETE delay for total QNoC bandwidth of 1280 Gbps (20% utilization)—performance is better than required.

Signaling having the highest priority, Real-Time being second, RD/WR third and Block-Transfer ranked last. The present state of round-robin scheduling is stored in the *currently serviced input port* number (CSIP) table for each service level at each output port (Fig. 5). This number is advanced when transmission of a complete packet is finished or if there is nothing to transmit from a particular input port and service level.

This scheduling discipline implies that a particular flit gets transmitted on an output port as long as there is buffer space available on the next router and there is no packet with a higher priority pending for that particular output port. Once a higher priority packet appears on one of the input ports, transmission of the current packet is preempted and the higher priority packet gets through. Transmission of the lower priority packet

is resumed only after all higher priority packets are serviced. In the example of Fig. 6, a Real-Time packet is pre-empted by a Signaling packet. The network is designed with bounded traffic requirements in the higher service levels, to avoid starvation of RD/WR and Block-Transfer communications.

2.5. QNoC interface

The network interface connects modules to the network. It maps a variety of transactions onto the four structured QNoC service levels. For instance, it hides the packet switching character of the network when one module needs to access another using bus and conventional read/write semantics.

This section has presented the QNoC architecture: Simple and efficient routers are intercon-




Fig. 12. Uniform traffic: distribution of ETE delay for total QNoC bandwidth of 850 Gbps (30.4% utilization)—delivers required QoS.

nected with short point-to-point links and arranged as an irregular mesh. Communication is organized in four service levels; a pre-emptive priority scheduling is established in the router among the levels, while packet-based round-robin scheduling is employed within each level. The architecture is buffer efficient due to wormhole routing and power efficient due to lossless and shortest path communication mechanism. Network resources are adjusted to fit a given traffic pattern, as described in the following section.

3. QNoC design process

In this section we present a design process for constructing a low cost QNoC. In traditional

communication networks the topology and link capacities are given, and the routing and congestion control processes balance the a priori unknown traffic loads. QNoC design process has more degrees of freedom as the topology of the network, network resources and protocols can be changed and tuned by the network designer for a particular SoC with particular requirements. Design effort shifts to adapting the network to given traffic flows and QoS requirements and optimizing it for low cost in terms of area and power. The block diagram in Fig. 7 summarizes the QNoC design flow.

First, the functional system modules are defined and assumed to be connected by an ideal interconnection infrastructure with unlimited bandwidth and programmable delay. Then,




Fig. 13. Uniform traffic: distribution of ETE delay for total QNoC bandwidth of 512 Gbps (44% utilization)—QoS requirements are not satisfied.

inter-module traffic is characterized. This characterization is conducted by analyzing the interconnected modules and their traffic specification. To verify the assumptions or as an alternative way for characterization, the inter-module traffic is measured and partitioned into traffic classes using a high-level multi-module operational simulation. Similarly, QoS requirements are derived for each traffic class by observing the actual performance as well as evaluating via simulation the effect of delays and throughput. The characterization and requirements derivation stage should take into account that QNoC cost will increase if safety margins are excessive. Once traffic patterns are specified, modules are placed so as to minimize the system spatial traffic density.

Only after system module placement and intermodular communication requirements are determined, the QNoC can be constructed. The QNoC architecture is finalized, and architectural parameters are set according to the number of modules, their spatial placement, and the QoS service levels to be supported. The initial topology is set to a mesh grid and the required traffic is mapped onto the mesh grid according to the routing algorithm, such as X-Y routing. As parts of the grid are not fully utilized, some vertices and links can be eliminated as shown in Fig. 1c. Once the routing algorithm is selected, communication paths between all pairs of modules can be determined and link bandwidth optimization can be performed. Average traffic load at each link can be calculated since routing is fixed and traffic patterns are known in advance. Link bandwidth can be assigned proportionally to the calculated load on that link by varying the number of wires in a link




Fig. 14. Uniform traffic: mean ETE delay of packets at each service level vs. total load, using constant network bandwidth allocation.

or its frequency. In that way the designer calibrates the system resources so that average utilization of all links in the network is approximately equal. At this point, the average load calculation provides only relative link bandwidths. To finalize the design, the QNoC can be simulated and analyzed more precisely by a network simulator. Actual bandwidth can then be assigned to the links according to QoS requirements and the supporting simulation results. Further optimizations can be performed: Buffers and routers can be trimmed where possible while maintaining the required QoS. The entire design process may be iterated if hardware cost of the resulting QNoC is too high, or if other QNoC architectures need to be investigated.

QNoC cost estimation: It is important to estimate accurately the cost of the QNoC, as it directly influences the cost of the entire system. By

having a good measure of cost, the system architect can compare different solutions that provide the same performance and choose the most cost-effective one. We employ area and power cost functions, as is common for VLSI systems, by comparing architectures having the same performance (in terms of delay and throughput) and quantifying their area and power requirements.

The cost of QNoC architecture consists of two main factors: the cost of routers and module interfaces (logic cost), and the cost of wires of the links that interconnect them. We assume that the logic and links are designed in an effective way such that power is consumed only when information is flowing through these components (only when logical transitions happen). For power saving, packets traverse the network over the shortest path. In addition, no retransmissions of information are needed since the transmission over a link




Fig. 15. Non-uniform traffic: relative load on mesh links, also relative link bandwidth allocation.

Table 5
Non-uniform traffic: ETE delay as a function of various network bandwidth allocations—desired QoS is marked in italics

Allocated network BW [Gbps]	Obtained average link utilization [%]	Obtained packet ETE delay of packets [ns or cycles]			
		Signaling (99.9%)	Real-Time (99.9%)	RD/WR (99.9%)	Block-Transfer (99%)
2752	8.2	5	60	20	4500
1376	16.5	10	120	50	13 000
688	33.5	20	270	150	45 000
459	44	35	400	1300	350 000

is assumed to be reliable ⁴ and hop-by-hop flow-control (back pressure) prevents losing or dropping any packet. These facts result in a power efficient network architecture.

Wire cost: Since the distance between two adjacent wires is fixed, the area occupied by link wires on a chip is proportional to the total wire length:

$$Cost_{wire-area} = A_0 \sum_{i \in \{QNoC \text{ links}\}} W(i)l(i)$$
 (1)

where A_0 is the wire pitch, W(i) is the width of link i (number of wires), and l(i) is the length of link i. The dynamic power consumed by wires is proportional to wire length and thus wire length is a good estimator of power dissipated on wires. Dynamic power dissipation in switching circuits is

$$P_{\rm d} = C_{\rm L} V_{\rm dd}^2 f_{\rm p} \tag{2}$$

⁴ Or made reliable using error correction.




Fig. 16. Non-uniform traffic: distribution of ETE delay for total QNoC bandwidth of 2752 Gbps (8.2% utilization)—performance is better than required.

where $C_{\rm L}$ is the load capacitance, $V_{\rm dd}$ is the supply voltage and $f_{\rm p}$ is the switching frequency.

Switching frequency of every link is link frequency multiplied by the link utilization. $C_{\rm L}$ is the total load capacitance, consisting of wire capacitance ($C_{\rm wire}$) and gate capacitance of the transistor driven by that wire ($C_{\rm gate}$). We assume that $C_{\rm gate}$ can be neglected and the dominant factor is $C_{\rm wire}$, which is directly proportional to the length of the wire:

$$Cost_{wire-power}(P_{d}) = P_{0}U \sum_{i \in \{QNoC \text{ links}\}} f(i)W(i)l(i)$$
(3)

where P_0 is the constant coefficient, U is the utilization of the links, f(i) is the frequency of the link i.

Therefore, total wire length can be a convenient cost metric when comparing between both power and area costs of alternative interconnection architectures.

Logic cost: Logic cost consists of the cost of the routers and the cost of network interfaces of the system modules. In all interconnection architectures, a bus or a network, an interface logic must be implemented. It is beyond the scope of this paper to evaluate the exact interface mechanisms that need to be developed. However, it is clear that in a shared media interconnection (like a bus), each module interface must accommodate higher speed bursts of information as compared to a switched architecture and consequently the cost is increased. The cost of router is affected by several parameters: number of ports (#Port), number of




Fig. 17. Non-uniform traffic: distribution of ETE delay for total QNoC bandwidth of 1376 Gbps (16.5% utilization)—performance is better than required.

service levels (#SL), flit size (FlitSize), buffer size for each service level (BufSize). A good estimation for the area cost of the router is flip-flop count. Generally the cost of a router is very much architecture specific. We give an estimate for the cost of the router in the architecture that was presented in Section 2.4. The number of flip-flops in router is dominated by the flip-flops used for storing data and control information:

#FF
$$\simeq$$
 #Port \cdot #SL \cdot [(FlitSize + 2) \cdot BufSize + log, (BufSize \cdot (#Port)²)] (4)

Total logic cost of QNoC is summation of costs of all routers in the network:

$$Cost_{logic-area} \simeq \sum_{i \in \{Routers\}} \#FF(i)$$
 (5)

4. Design examples

As a simple example of QNoC design for a given SoC, let us consider an array of 16 communicating units arranged in a 4×4 mesh. Each unit is connected to the QNoC via a router that is a part of the network (see Fig. 8). The routing mechanism is a symmetric X-Y routing when the destination xcoordinate is greater than source x-coordinate; otherwise, it is Y-X routing. In that way the traffic between each pair of nodes in both directions traverses the network on the same routing path. We assume that links operate at a frequency of 1 GHz, which is a reasonable assumption for short links at current technology. We allocate the final link's bandwidth by adding or trimming wires from it. We define flit size to be 16 bits, and use minimal buffering requirements—buffers capable of storing




Fig. 18. Non-uniform traffic: distribution of ETE delay for total QNoC bandwidth of 688 Gbps (33.5% utilization)—Delivers required QoS.

two flits at each input port (so small Signaling or Real-Time packets will not be stretched beyond a single stage and create excessive blocking). The delay of packets in the network consists of the delay of the links and queuing delay in the network. We neglect the delay of routers logic, which should add only a few cycles to the overall delay. During the design process we assign traffic characteristics to the communicating units and simulate the QNoC behavior. OPNET [23] was chosen as a simulation framework for performing this task. OPNET provides a convenient tool for hierarchical modeling of a network, including processes (state machines), network topology description and simulation of different traffic scenarios. The QNoC architecture described in Section 2 was fully mod-

eled in the OPNET environment and simulated for two scenarios as follows:

4.1. Uniform traffic scenario

Each unit communicates uniformly with all other units in the system. Each unit contains four traffic sources that correspond to four classes of system traffic: Signaling, Real-Time, RD/WR and Block-Transfer. Each source creates packets with specific distribution of packet size and packet interarrival time. Representative traffic source rates for each service level and its interpretation are summarized in Table 3. According to that benchmark we obtain average traffic load from each module in the system of about 5.76 Gbps, or a total load of




Fig. 19. Non-uniform traffic: distribution of ETE delay for total QNoC bandwidth of 459 Gbps (44% utilization)—QoS requirements are not satisfied.

92.16 Gbps for the entire 16-modules SoC. This is only one representative example, in our simulations we also checked cases with higher and lower traffic loads to obtain different communication scenarios.

4.2. Non-uniform traffic scenario

Uniform traffic distribution is unrealistic. More realistic traffic exhibits a non-uniform communication patterns with higher traffic locality. Moreover, according to the proposed design process of the network (Section 3), system modules are placed considering their inter-module traffic so as to minimize the system spatial traffic density. In our non-uniform benchmark the network topology and traffic load of the sources is the same as in

the uniform-traffic case (Section 4.1), but the probability that a module will send a packet to one of its adjacent neighbors is twice the probability to send the packet to any other module in the network.

In order to analyze the results of our benchmarks we define QoS requirements in terms of throughput and packet end-to-end (ETE) delay for each class of service. ⁵ ETE delay is defined as the sum of the queuing time at the source and travel time through the network experienced by 99% of the packets. The final QNoC configuration must meet those requirements, which are typically de-

⁵ Round-trip delay and delay jitter also constitute QoS requirements and may merit future study.




Fig. 20. Non-uniform traffic: mean ETE delay of packets at each service level vs. total traffic load from each source using constant network bandwidth allocation.

fined by the system architect. In our example, we have chosen the maximum ETE delay of a Signaling packet to be no more than 20-30 ns, for Real-Time packets we require ETE delay to be the order of magnitude of 125 µs, since our Real-Time is voice connection and it should not be more than several frames of a 8 KHz clock, and for RD/WR packets we allow ETE delay ~100 ns. In order to obtain QoS requirements for Block-Transfer packets we consider an alternative solution of a typical system bus that traverses the chip and interconnects all modules on the chip, the bus width is 32 bits and it operates at 50 MHz so that its total bandwidth is 1.6 Gbps. Just transmission time of one Block-Transfer packet (32 000 bits) on such a bus lasts 20 µs. Hence we allow ETE delay of a Block-Transfer packet in the QNoC to be no more than several times its transmission time on a typical system bus, see Table 3.

5. Observations and conclusions

5.1. Uniform traffic scenario results

We used the design process described in Section 4 and applied a uniform traffic load. The modules were placed in a full mesh. Relative traffic load on all the links of the mesh is shown in Fig. 9. Row and column coordinates represent x-y indices of the network routers, for instance point (0,0) corresponds to router_00 at Fig. 8, and bar columns between them represent inter-router links relative load. For example, links $(0,0) \rightarrow (1,0)$ and $(2,0) \rightarrow (3,0)$ have the smallest load in the system, denoted by 1 unit. Other link loads are measured relative to the load on those two links. The highest relative load in the mesh is on link $(1,3) \rightarrow (2,3)$, reaching 9.3. This load distribution originates from traffic distribution and module locations




Fig. 21. Relative cost of three compared interconnection architectures (system bus, QNoC and point-to-point interconnect) in terms of area and power for uniform traffic design example. Relative cost of QNoC is one and the cost of system bus and PTP interconnect is measured relatively to QNoC costs.

(which are symmetric in our case) and from X-Y coordinates routing, as described in Section 4.

Next, link bandwidth was allocated according to the ratios shown in Fig. 9. That allocation led to balanced utilization of the mesh links. We applied the uniform traffic load described in Table 3 (92.16 Gbps) and simulated several total network bandwidth allocation levels. ETE delay was measured at each destination module according to packet service levels. ETE delay was measured in clock cycles of the link (since we assume that links operate at 1 GHz, each cycle represents a delay of 1 ns). The total network bandwidth allocations and obtained results are summarized in Table 4 and can be viewed in Figs. 10–13.

In the first two cases (Figs. 10 and 11) the network is underutilized and delivers better performance than required. By reducing bandwidth (and thus reducing cost) we obtain a network that operates at 30.4% utilization (Fig. 12). It can be seen that this network configuration delivers the required QoS. Specifically, 99.9% of the Signaling packets arrived with ETE delay of less than 20 ns (as required), 99.9% of Real-Time packets arrived with ETE delay of less than 125 µs), 99% of RD/WR packets arrived with ETE delay of less than 80 ns (as required) and 99.9% of Block-Transfer packets arrived with ETE delay of less

than 50 μ s. That is 2.5 times the transmission time of this packet on an assumed system bus. If we try to reduce the cost any further, the network will not be able to satisfy our QoS requirements as shown in Fig. 13, where requirements for delay of Signaling and Block-Transfer packets are not met.

In order to estimate the cost of QNoC systems we use the cost metrics described in Section 3. Total wire-length of the links considering data and control wires is \sim 4 m. The cost of the routers is estimated by flip-flop count which results in \sim 10 K flip-flops. Power dissipation is calculated using Eq. (3): $P_{\text{NoC.uniform}} = 1.2P_0$.

Another important issue is network behavior in terms of delay as a function of traffic load. We chose a fixed network configuration and bandwidth allocation and applied various traffic loads by reducing and expanding packet inter-arrival time for each service level. Fig. 14 shows the mean ETE delay of packets at each service level as a function of traffic load in the network. One can observe that while the traffic load is growing, ETE delay of Block-Transfer and RD/WR packets grows exponentially, but the delay of delay-constrained traffic (Real-Time and Signaling) remains nearly constant. Since network resources are kept constant, network utilization grows when higher traffic load is applied (from 16% to 42% in the figure).

5.2. Non-uniform traffic scenario results

Results for non-uniform traffic are shown in Fig. 15. It can be observed that the ratios between links loads are smaller than in the uniform scenario (maximum link load ratio is 7.25, vs. 9.3 in uniform) and the overall traffic distribution is more balanced because of the higher locality in network traffic.

Again, we applied the non-uniform traffic load described in Section 4.2 (92.16 Gbps) and simulated several total network bandwidth allocation levels. ETE delay was measured at each destination module according to packet service levels. The total network bandwidth allocations and obtained results are summarized in Table 5 and can be viewed in Figs. 16–19.

It can be seen that the network was underutilized in the first two cases (8.2% and 16.5% utilization). Thus we reduced network capacity further, and it can be seen that the network operating at 33.5% utilization (Fig. 18) was delivering the required QoS. In particular, 99.9% of Signaling packets arrived with ETE delay of less than 20 ns (as required), 99.9% of Real-Time packets arrived with ETE delay of less than 270 ns, 99.9% of RD/WR packets arrived with ETE delay of less than 150 ns and 99% of Block-Transfer packets arrived with ETE delay less than 45 μs. That is 2.3 times the transmission time of the same packet on a system bus. If we try to reduce the cost any further, the network will not be able to satisfy our OoS requirements, for example for Signaling and Block-Transfer packets (see Fig. 19).

The fact that network traffic in the non-uniform scenario is more local makes it possible to provide the required QoS using less network resources compared with the uniform scenario. Indeed, total wire length of the links considering data and control wires in this case is ~ 3.5 m, compared with 4 m in the uniform scenario. This is a 13% reduction in the wire cost of the links. Power dissipation is calculated using Eq. (3): $P_{\text{NoC,non-uniform}} = 1.15P_0$, compared with $1.2P_0$ in the uniform traffic case, which is 4% reduction in power dissipation.

Fig. 20 shows the mean ETE delay of packets at each service level as a function of traffic load in the

network. These results are similar to the uniform traffic case.

5.3. Comparison with alternative solutions

In this section we compare the cost of QNoC architecture in terms of area and power with the cost of alternative interconnection solutions that provide the same QoS: A shared bus and dedicated point-to-point (PTP) links. We assume a 12×12 mm chip comprising 16 modules.

5.3.1. Shared bus

A shared bus in the uniform traffic load design example would have to deliver total traffic load of 92.16 Gbps. Let us also assume that this bus operates at 50 MHz and that it will deliver the required QoS under utilization of 50% (a very optimistic assumption for the given QoS requirements). In order to be competitive with QNoC performance, such a bus would require at least 3700 wires. The bus has to connect to all modules on the chip, and as a result its length would be ~ 25 mm. In practice, shared system buses are multiplexed and there are actually two unidirectional buses. Even if we neglect the significant cost of the multiplexing logic, we obtain a total wire length of ~180 m for such a bi-directional bus, as compared with the 4 m of the QNoC. Power dissipation on such a bus is calculated using Eq. (3) again: $P_{\text{bus,uniform}} = 4.5P_0$, as compared with $\sim 1.2P_0$ of the QNoC.

5.3.2. Dedicated point-to-point links

We assume that each module is connected to all other modules by dedicated wires. We further assume that point-to-point links operate at 100 MHz. In order to provide the required performance (several times the transmission time of Block-Transfer packet on a system bus), the PTP link should consist of \sim 6 wires (five data wires and one control wire) and should operate with 80% utilization. Total length of wires that interconnect all 16 modules on chip is \sim 11.4 m. Power dissipation is \sim 6 p_{tp,uniform} = 0.9 \sim 9.

The comparison of the alternative interconnection architectures for the uniform traffic example is

summarized in Fig. 21. It should be noted that the cost of QNoC is several times lower than the cost of bus, both in terms of power dissipation and wire length. The PTP area is also higher than that of the QNoC. Theoretically, a PTP interconnect should consume the same power as the QNoC, because the same traffic is transmitted along the same Manhattan distances and no power is wasted on idle links. However, because of smaller overhead of control wires, the power dissipation of point-to-point solution is slightly lower than in QNoC.

For the non-uniform example, the cost of the bus remains the same, because in the bus each transaction is propagated all over the chip and it cannot benefit from higher traffic locality. QNoC cost is reduced (13% reduction in our example) because it benefits directly from traffic locality since less traffic has to be transferred for longer distances. PTP interconnect will also benefit from traffic locality, but its cost remains higher.

Bus and PTP solutions cost will rise rapidly in more complicated design examples (with more communicating modules). Buses have no parallelism, hence capacitance will grow, frequency will degrade and many more wires will be needed to compensate for the frequency degradation and to satisfy the growing communication demands. The same is true for PTP solution: wire cost will grow quadratically with the number of modules and the power cost will be similar to the power cost of the QNoC. On the other hand, QNoC is more scalable and it benefits from the parallelism and spatial reuse of the network links and from the fact that links will still be short and cheap and would be still able to operate at a high frequency.

6. Conclusions

In this paper we have defined Quality of Service (QoS) and cost model for communications in Systems on Chip (SoC), and have derived related Network on Chip (NoC) architecture and design process. SoC inter-module communication traffic has been classified into four classes of service: Signaling (for inter-module control signals), Real-

Time (for delay-constrained bit streams), RD/WR (for short data access) and Block-Transfer (for large data bursts). The proposed Quality-of-Service NoC (QNoC) design process analyzes the communication traffic of the target SoC and derives QoS requirements (in terms of delay and throughput) for each of the four service classes. A customized QNoC architecture is then created by modifying a generic network architecture. The customization process minimizes the network cost (in area and power) while maintaining the required QoS.

The generic network is based on a two-dimensional planar mesh and fixed shortest path (X-Y) based) multi-class wormhole routing. Once communication requirements of the target SoC have been identified, the network is customized as follows: The SoC modules are placed so as to minimize spatial traffic density, unnecessary mesh links and switching nodes are removed, and bandwidth is allocated to the remaining links and switches according to their relative load so that link utilization is balanced. The result is a low cost customized QNoC for the target SoC which guarantees that QoS requirements are met.

A 16-module example SoC has been presented and analyzed. We have considered both uniform and non-uniform traffic patterns. In each case we have computed the corresponding QoS requirements, and have demonstrated how an appropriate network (with uniform link utilization but non-uniform bandwidth allocation) can be derived.

The proposed QNoC has also been compared to the shared bus and point-to-point interconnect alternatives. We have shown that the QNoC architecture requires a much shorter total wire length than the two other options, and while being on par with a point-to-point architecture in terms of power, it clearly outperforms shared buses.

Acknowledgements

We are grateful to Intel for the support of our research project. We also would like to thank the

anonymous reviewers for their useful comments and suggestions.

References

- [1] W.J. Dally, B. Towles, Route packets, not wires: on-chip interconnection networks, DAC 2001, June 18–22, 2001, Las Vegas, Nevada, USA.
- [2] M. Sgroi, M. Sheets, A. Mihal, K. Keutzer, S. Malik, J. Rabaey, A. Sangiovanni-Vincentelli, Addressing the system-on-a-chip interconnect woes through communicationbased design, in: Design Automation Conference, DAC '01, June 2001.
- [3] L Benini, G.D. Micheli, Networks on chips: a new SoC paradigm, IEEE Computer 35 (1) (2002) 70–78.
- [4] S. Kumar, A. Jantsch, J.-P. Soininen, M. Forsell, M. Millberg, J. Oberg, K. Tiensyrja, A. Hemani, A network on chip architecture and design methodology, in: Proceedings of the IEEE Computer Society Annual Symposium on VLSI, 2002 (ISVLSI.02).
- [5] A. Hemani, A. Jantsch, S. Kumar, A. Postula, J. Oberg, M. Millberg, D. Lindqvist, Network on a chip: an architecture for billion transistor era, in: Proceeding of the IEEE NorChip Conference, November 2000.
- [6] P. Guerrier, A. Greiner, A generic architecture for on-chip packet-switched interconnections, in: Design, Automation and Test in Europe Conference and Exhibition 2000, Proceedings, 2000, pp. 250–256.
- [7] E. Rijpkema, K. Goosens, P. Wielage, A router architecture for networks on silicon, in: Proceedings of Progress 2001, 2nd Workshop on Embedded Systems.
- [8] K. Goossens, J. van Meerbergen, A. Peeters, P. Wielage, Networks on silicon: combining best-effort and guaranteed services, in: DATE 2002, Design Automation and Test Conference, March, 2002.
- [9] A. Andrei Radulescu, K. Goossens, in: S. Bhattacharyya, E. Deprettere, J. Teich (Eds.), Communication Services for Networks on Silicon Domain-Specific Processors: Systems, Architectures, Modeling, and Simulation, Marcel Dekker, 2003
- [10] P. Wielage, K. Goossens, Networks on silicon: blessing or nightmare? Euromicro Symposium on Digital System Design (DSD 2002), Dortmund, Germany, September 2002.
- [11] W.J. Bainbridge, S.B. Furber, Chain: a delay insensitive chip area, Micro IEEE 22 (5) (2002) 16–23.
- [12] AMBA Specification, Arm Inc, May 1999.
- [13] The CoreConnect Bus Architecture, IBM, 1999.
- [14] D. Wingard, MicroNetwork-based integration of SOCs, in: Proceedings of the 38th Design Automation Conference, June 2001.
- [15] C.H. Sequin, R.M. Fujimoto, X-tree and Y-components, VLSI architecture, Prentice Hall International, 1983, pp. 70–78.

- [16] J. Rexford, J. Hall, K.G. Shin, A router architecture for real-time communication in Multicomputer networks, IEEE Transactions on Computers 47 (10) (1998).
- [17] S.S. Mukherjee, P. Bannon, S. Lang, A. Spink, D. Webb, Compaq Computer Corp., The alpha 21364 network architecture, IEEE Micro (January–February) (2002) 26– 35.
- [18] W.J. Dally, C.L. Seitz, The torus routing chip, Distributed Computing (1986) 187–196.
- [19] InfiniBandTM Architecture Specification, vol. 1, Release 1.0, October 24, 2000.
- [20] C.B. Stunkel, J. Herring, B. Abali, R. Sivaram, A new switch chip or IBM RS/6000 SP systems, in: Proceedings of the 1999 Conference on Supercomputing, January 1999
- [21] W.J. Dally, A VLSI Architecture for Concurrent Data Structures, Kluwer Academic Publishers, 1987.
- [22] L.M. Ni, P.K. McKinley, A survey of wormhole routing techniques in direct networks, IEEE Computer 2 (1993) 62–75.
- [23] OPNET Modeler, www.opnet.com.



Evgeny Bolotin received his B.Sc. in Electrical Engineering from the Technion in 2000. Currently he is pursuing his graduate studies in Electrical Engineering from the Technion. His research interests are Network on Chip, VLSI Architectures and Computer Networks. Between 1998 and 2002, he was with Infineon Tel-Aviv Design Center, where he served as a VLSI design engineer developing communication Systems on Chip.



Israel Cidon is a Professor in the Faculty of Electrical Engineering at the Technion—Israel Institute of Technology and the head of the Center for Communication and Information Technologies. He holds a B.Sc. and D.Sc. in Electrical Engineering from the Technion (1980 and 1984 respectively). His research interests are in the field of converged networks, wire line and wireless network architectures, quality of service and distributed algorithms. Between 1985 and 1994, he was with by IBM Thomas J. Watson

Research Center NY, where he served as the Manager of the Network Architecture and Algorithms group, leading research and implementations of converged multi-media wide area and local area networks. In 1994 and 1995, he was manager of High-Speed Networking at Sun Microsystems Labs, CA, where he founded Sun's first networking research group and lead projects in ATM fast signaling and switch architecture. He was a founding editor for the IEEE/ACM Transactions on Networking and Editor for Network Algorithms for the IEEE Transactions on Communications. He was the recipient of the IBM Outstanding Innovation Awards for his work on the PARIS project and topology update algorithms (1989 and 1993 respectively). He has authored over 120 journal and conference papers and holds 15 US patents.



Ran Ginosar received his B.Sc in Electrical Engineering and Computer Engineering from the Technion in 1978, and his PhD in Electrical Engineering and Computer Science from Princeton University in 1982. He worked at AT&T Bell Laboratories in 1982–1983, and joined the Technion faculty in 1983. He was a visiting Associate Professor with the University of Utah in 1989–1990, and a visiting faculty with Intel Research Labs in 1997–1999. He co-founded four companies in the areas of electronic imagnetics.

panies in the areas of electronic imaging, medical devices, and wireless communications. He serves as the head of the VLSI Systems Research Center at the Technion, and his research interests include VLSI architecture, asynchronous logic, electronic imaging, and bio-chips.



Avinoam Kolodny received his D.Sc. in Electrical Engineering from the Technion in 1980. He worked on silicon technology development and on design automation at Intel Corp., in Israel and in California. His research interests include VLSI design and CAD.